Buck Converter Calculator

JJ Ben-Joseph headshot Editorial review by: JJ Ben-Joseph

Introduction to buck converter power-stage calculations

A buck converter steps a higher DC input down to a lower regulated output. This calculator estimates duty cycle, switch timing, inductor ripple, peak and valley current, the CCM/DCM boundary, diode conduction loss, and output-capacitor ripple. It also provides a load sweep, an illustrative current waveform, and preferred E12 starting values for inductance and capacitance.

The ideal voltage ratio is $D = \frac{V_{out}}{V_{in}}$ . Real switches and rectifiers lose voltage, so the practical duty cycle is usually higher. The calculator keeps the ideal result for comparison while using the entered switch and diode drops for its main volt-second and ripple calculations.

Each result describes one steady-state operating point. A sound design should also be checked at minimum and maximum input voltage, maximum load, and representative light loads. Component tolerance, temperature, DC-bias derating, controller timing limits, and transient current can move actual hardware away from the nominal calculation.

Formulas for buck duty cycle, ripple and conduction mode

For an ideal buck converter, inductor volt-second balance gives:

D = \frac{V_{out}}{V_{in}}

In this expression, $D$ is duty cycle, $V_{out}$ is regulated output voltage, and $V_{in}$ is input voltage. Including a high-side switch drop $V_{SW}$ and freewheeling-device drop $V_{D}$ changes the balance to:

D (V_{in} - V_{SW} - V_{out}) + (1 - D) (- V_{D} - V_{out}) = 0

Solving for $D$ gives the calculator’s primary duty-cycle result:

D = \frac{V_{out} + V_{D}}{V_{in} - V_{SW} + V_{D}}

The rectifier conducts during $1 - D$ of a CCM cycle. For a synchronous buck, an approximate low-side MOSFET conduction drop may be entered instead of $V_{D}$ . A separate efficiency-based comparison is:

D = \frac{V_{out}}{V_{in} \cdot η}

Efficiency and explicit voltage drops represent overlapping losses, so the calculator does not combine them. The switching period is:

T_{s} = \frac{1}{f_{sw}}

On-time equals duty cycle multiplied by the period. Compare it with the controller’s minimum on-time. Near dropout, also compare the required duty cycle and off-time with the controller’s maximum-duty and minimum-off-time limits.

The CCM peak-to-peak inductor ripple calculated during the on interval is:

{ΔI}_{L} = \frac{(V_{in} - V_{SW} - V_{out}) \cdot D}{L \cdot f_{sw}}

Here $f_{sw}$ is switching frequency and $L$ is effective inductance at the intended current. The matching off-interval expression is:

{ΔI}_{L} = \frac{(V_{out} + V_{D}) \cdot (1 - D)}{L \cdot f_{sw}}

With ideal devices this becomes ${ΔI}_{L} = \frac{(V_{in} - V_{out}) D}{f_{s} L}$ . A common first-pass target is:

{ΔI}_{L} = (0.2 to 0.4) \cdot I_{out (\max)}

Rearranging the ideal expression for a chosen ripple gives:

L = \frac{V_{out} \cdot (V_{in} - V_{out})}{{ΔI}_{L} \cdot f_{sw} \cdot V_{in}}

A larger inductor lowers ripple and peak current but may increase size, resistance and cost. A smaller value raises alternating current and can move the converter into DCM sooner. Use inductance after tolerance and DC-bias loss; a nominal value measured at nearly zero current can be significantly higher than its in-circuit value.

Peak current and the buck converter CCM/DCM boundary

In CCM, the load current lies at the center of the triangular ripple. Peak current is:

I_{SW (\max)} = I_{out} + \frac{{ΔI}_{L}}{2}

The corresponding valley current is:

I_{valley} = I_{out} - \frac{{ΔI}_{L}}{2}

The boundary occurs when the valley reaches zero:

I_{out} > \frac{{ΔI}_{L}}{2} (CCM), I_{out} < \frac{{ΔI}_{L}}{2} (DCM)

The corresponding critical inductance is $L_{crit} = \frac{(V_{out} + V_{D}) (1 - D)}{2 f_{sw} I_{out}}$ .

For the ideal DCM model, let $M = V_{out} / V_{in}$ , $K = 2 L / (R T_{s})$ , and $R = V_{out} / I_{out}$ . DCM occurs when $K < K_{crit} = 1 - D$ , with:

D_{DCM} = M \sqrt{\frac{K}{1 - M}}, K = \frac{2 L f_{sw} I_{out}}{V_{out}}

The calculator uses a drop-aware DCM solution. Its inductor current is triangular, reaching $I_{pk}$ across the active interval $D + D_{2}$ . When $V_{D} = V_{SW} = 0$ , it reduces to the ideal relationship:

D_{DCM} = \sqrt{\frac{2 I_{out} L f_{sw} (V_{out} + V_{D})}{(V_{in} - V_{SW} - V_{out}) (V_{in} - V_{SW} + V_{D})}}

The diode interval is $D_{2} = D (V_{in} - V_{SW} - V_{out}) / (V_{out} + V_{D})$ ; $D_{3}$ is the remaining zero-current interval. Average diode current becomes $0.5 I_{pk} D_{2}$ , rather than the CCM value $I_{out} (1 - D)$ .

DCM is not necessarily a fault. Many controllers deliberately skip pulses, vary frequency, or block reverse current at light load. The displayed DCM timing is therefore a power-stage estimate, not a prediction of every controller’s low-power control law.

Capacitance and ESR contributions to buck output ripple

The ideal capacitive ripple estimate is:

{ΔV}_{out (C)} = \frac{{ΔI}_{L}}{8 \cdot f_{sw} \cdot C_{out}}

Capacitor ESR adds an immediate voltage component:

{ΔV}_{out (ESR)} = ESR \cdot {ΔI}_{L}

The calculator adds the two terms conservatively. Diode current and conduction loss are estimated using $I_{F} = I_{out (\max)} \cdot (1 - D)$ and $P_{D} = I_{F} \cdot V_{F}$ .

If part of the ripple budget is assigned to ESR, a first-pass limit is:

{ESR}_{\max} = \frac{{ΔV}_{ESR (allowed)}}{{ΔI}_{L}}

Use effective capacitance and ESR at the intended DC bias, temperature, and switching frequency. Ceramic capacitance can fall sharply under bias, while electrolytic and polymer ESR varies with frequency and temperature. Switching spikes from layout inductance and ringing are not included in these ripple terms.

How to use this buck converter calculator

Enter the input and regulated output voltages, load current, effective inductance, and switching frequency. Output voltage must remain below input voltage with enough headroom for the entered device drops. Use maximum input for a demanding ripple and minimum-on-time check, then repeat at minimum input to examine duty-cycle and dropout margin.

Capacitance and ESR are optional, but they are needed for a useful output-ripple estimate. Enter ESR in milliohms. For an asynchronous design, use the diode’s forward drop at a relevant current and temperature. For a synchronous design, the diode field can represent an approximate low-side MOSFET drop. The efficiency field creates a separate comparison and does not alter the waveform model.

Select Calculate power stage to update the results, load sweep, and waveform. The sweep shows how duty cycle and conduction mode change with load. Copy summary produces a plain-text report, Download sweep CSV exports the calculated points, and Reset restores the worked-example values.

Worked example: a 12 V to 3.3 V buck rail at 2 A

Consider $V_{in} = 12$ V, $V_{out} = 3.3$ V, $I_{out} = 2$ A, $L = 22$ µH, and $f_{sw} = 300$ kHz. The default example also uses a 0.4 V rectifier drop, 0.2 V switch drop, 470 µF capacitance, and 80 mΩ ESR.

The ideal duty cycle is 27.50%, while the drop-corrected value is about 30.33%. Ripple is approximately 0.391 A peak-to-peak, making peak current about 2.20 A and valley current about 1.80 A. Since the CCM boundary is roughly 0.195 A, the 2 A operating point is comfortably in CCM.

The capacitive ripple is about 0.35 mV, but the ESR term is roughly 31.2 mV. This difference shows why nominal capacitance alone cannot predict ripple. The output power is:

P_{out} = V_{out} \cdot I_{out}

At 3.3 V and 2 A, the load receives 6.6 W. Input power is higher because this simple model does not total MOSFET switching loss, magnetic loss, controller consumption, or thermal effects. The calculated 2.20 A peak also needs margin for tolerance, startup, load steps, current-limit accuracy, and possible inductance reduction.

Interpreting buck converter results and component ratings

Compare duty cycle and timing with the controller’s documented limits. Compare calculated peak current with the inductor’s saturation curve and semiconductor current limits, while using RMS current for thermal checks. Saturation current and thermal current are different ratings, and neither should be selected with zero margin.

A 20–40% ripple ratio is a common starting point, not a universal rule. Lower ripple generally requires a larger inductor; higher ripple raises peak current, capacitor stress, and output ripple. If ESR dominates the result, adding more of the same capacitor may help less than choosing a lower-ESR part or placing suitable capacitors in parallel.

The E12 suggestions are starting values only. Check inductance tolerance and DC bias, capacitor voltage derating, ripple-current ratings, switch voltage overshoot, diode reverse voltage, and thermal performance. Also confirm that the chosen output-capacitor network is compatible with the regulator’s compensation and stability requirements.

Practical buck converter checks beyond the calculator

Buck converter verification should continue with controller data-sheet review, loss analysis, simulation, layout, and measurement. Check absolute maximum ratings separately from recommended operating limits. Minimum on-time, minimum off-time, current sensing, soft start, fault recovery, and supported output capacitance can all determine whether an otherwise reasonable power stage works.

Keep the high-current input loop compact, place input bypass capacitors close to the switches, limit switch-node copper area, and route feedback through a quiet region. Poor layout can create overshoot, ringing, EMI, and apparent output ripple that the steady-state equations cannot predict.

Prototype testing should cover startup, shutdown, no load, maximum load, line extremes, load steps, and fault recovery. Measure efficiency and temperature after thermal equilibrium. When measuring ripple, use a short ground spring or another low-inductance probe connection directly across the output capacitor.

Assumptions behind these buck converter estimates

The buck equations assume periodic steady state, fixed switching frequency, regulated DC input and output values, and piecewise-linear inductor current. Inductance, capacitance, ESR, and device drops are treated as constant during a calculation. Enter effective operating values where data-sheet curves are available.

The switch and rectifier entries are constant voltage approximations. Real MOSFET resistance and diode voltage vary with current and temperature. Dead time, body-diode conduction, wiring resistance, inductor winding resistance, switching transitions, and parasitic inductance are not explicitly modeled.

The CCM/DCM test follows the triangular current predicted by the simplified power stage. Forced-CCM, zero-current detection, hysteretic control, pulse skipping, burst mode, and variable-frequency operation can behave differently. The output-ripple result also omits control-loop movement, load transients, capacitor ESL, and high-frequency switching spikes.

Limitations of this steady-state buck converter model

This buck converter calculator does not design loop compensation or predict transient response, thermal rise, switch-node ringing, electromagnetic compatibility, MOSFET gate and switching losses, diode reverse recovery, or detailed magnetic loss. Its waveform is explanatory rather than a time-domain circuit simulation.

Real inductors may lose inductance under current, ceramic capacitors may lose capacitance under voltage, and ESR changes with temperature and frequency. Repeat calculations with toleranced corner values, then verify the selected controller and parts through simulation and bench measurements.

Safety, isolation, surge protection, creepage, clearance, and regulatory compliance are outside this calculator’s scope. Use qualified engineering review for high-energy batteries, vehicle systems, medical products, mains-derived supplies, and other safety-critical applications.

Buck converter design questions engineers ask most

Why must output voltage be below input voltage?

A buck converter only steps down. Practical drops require additional headroom, so an operating point needing a duty cycle of 100% or more is rejected. A real controller may require still more headroom for its minimum off-time.

How is CCM or DCM selected?

The calculator compares load current with half the predicted CCM ripple. If the valley reaches zero, it changes to the load-dependent DCM equations. A controller may instead force CCM, block reverse current, skip pulses, or enter burst mode.

Why can ESR ripple dominate?

Ripple current creates an immediate voltage change across ESR. A capacitor can therefore have a very small ideal capacitive term but a much larger ESR term. Use ESR at the switching frequency when available.

What ripple-current target should I use?

Twenty to forty percent of maximum load is a useful starting range. Size, transient response, losses, controller requirements, and cost may justify another target. Recalculate after inductance tolerance and DC-bias derating.

Can efficiency and voltage drops be used together?

They can be entered for comparison, but they should not be compounded because they describe overlapping losses. Explicit drops support volt-second calculations, while efficiency provides a broader separate estimate.

Should maximum or minimum input voltage be entered?

Check both. Maximum input often creates higher ripple and shorter on-time, while minimum input requires greater duty cycle and tests dropout margin.

Does calculated peak current equal the required current limit?

No. It is a nominal steady-state peak. Startup, transients, saturation, fault behavior, current-sense tolerance, and controller dynamics require additional margin.

Sources for the buck converter equations

The CCM/DCM treatment follows Erickson and Maksimović, Fundamentals of Power Electronics. Ripple and component equations follow Texas Instruments application report SLVA477B, Basic Calculation of a Buck Converter’s Power Stage. Preferred-value rounding uses the E12 series described by IEC 60063:2015. The selected controller’s data sheet remains authoritative.

Buck converter power-stage inputs

Input voltage V_in (V)Use maximum input when checking worst-case ripple and peak current.

Output voltage V_out (V)The regulated output must be lower than the input.

Output current I_out (A)DC load current at the operating point being analyzed.

Inductance LInductance unit

Switching frequency f_swFrequency unit

Output capacitance C_out (optional)Capacitance unit

Capacitor ESR (mΩ, optional)Use ESR at the switching frequency when available.

Diode forward drop V_D (V, optional)For a synchronous buck, enter an approximate low-side FET drop.

Switch conduction drop V_SW (V, optional)Approximate high-side switch drop at the selected load.

Efficiency η (%, optional)Used only for a separate efficiency-based duty-cycle comparison.

Enter converter parameters and select Calculate power stage.

The calculated load sweep will appear here.

The calculated inductor-current waveform will appear here.

Arcade mini-game: buck converter calibration run

Catch sound design assumptions and avoid common power-stage mistakes.

Score: 0Timer: 30sBest: 0

Start the game, then use your pointer or arrow keys to catch useful inputs and avoid bad assumptions.

Buck Converter Calculator

Introduction to buck converter power-stage calculations

Formulas for buck duty cycle, ripple and conduction mode

Peak current and the buck converter CCM/DCM boundary

Capacitance and ESR contributions to buck output ripple

How to use this buck converter calculator

Worked example: a 12 V to 3.3 V buck rail at 2 A

Interpreting buck converter results and component ratings

Practical buck converter checks beyond the calculator

Assumptions behind these buck converter estimates

Limitations of this steady-state buck converter model

Buck converter design questions engineers ask most

Sources for the buck converter equations

Buck converter power-stage inputs

Arcade mini-game: buck converter calibration run

Embed this calculator

Related Calculators

Solar IoT Duty Cycle & Battery Autonomy Calculator

Capacitor Energy Calculator: Joules, Charge and Derating

Capacitor Charge Calculator

AC RMS Voltage Calculator | Sine-Wave Peak, Peak-to-Peak, RMS & Rectified Voltage

Inductor Network Calculator for Series, Parallel, and Energy

RC Circuit Charging Calculator: Capacitor Voltage, Current & Energy